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ABSTRACT
In a buck converter, the output capacitance is the dominant factor that deter-
mines the magnitude of overshoot/undershoot in the supply voltage during
a load transient. In applications such as powering a CPU, the CPU can
make computational predictions for its future supply current levels which
can be used to inform the power converter of future load transients. With
information about future load transients, an auxiliary circuit can be used to
deliver the needed energy to the load at the time of the informed load tran-
sient. With a communication scheme between the CPU and power supply,
the power supply load transient response can be optimized allowing for a
reduction in the total output capacitance, board space, and cost.
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Buck converters are widely used for supplying CPUs. Usually, there is no
communication between the power converter and the CPU, so the power
converter is designed standalone. Since the CPU can make computational
predictions of the magnitude of its future supply current, it can inform the
power converter of the predicted load transients. In a typical fast load tran-
sient event, the required energy from the load comes from the output capac-
itor of the power converter which causes voltage overshoot/undershoot. By
introducing an auxiliary circuit that is controlled by the CPU, the auxiliary
circuit can immediately provide the needed energy to the load to keep the
same supply voltage during a predicted load transient event. Therefore, the
power converter’s output capacitance can be lowered to achieve the same
specifications as without the auxiliary circuit. Achieving a lower output ca-
pacitance saves board space and cost. In this thesis, we focus on modeling
the operation of a specific auxiliary circuit and the interaction between power
converter and CPU.
1.2 Outline
In Chapter 2, a review of buck converter design is given. Power supply design
specifications for specific CPUs are given in Chapter 3. Chapter 4 covers the
auxiliary circuit details and operation. Chapter 5 presents simulation results







Figure 2.1: Buck converter
A buck converter is a switch-mode power converter that steps down the
input voltage to a lower output voltage. A standard buck converter design
is shown in Fig. 2.1. A buck converter is typically used in high current
applications such as powering a CPU.
The power stage of a buck converter consists of the electrical components
that see the main power flow from the input to the output: the inductor,
L, the output capacitor, COUT , and the two MOSFET switches, Q1 and Q2.
The design of the power stage is dictated by the steady state and transient
requirements of a power supply. The steady state requirements consist of the
inductor current ripple and output voltage ripple. The transient requirements
consist of the output voltage overshoot/undershoot and recovery time. This
section will highlight the main design equations related to this thesis. For
more details, the basic calculations for designing the power stage of a buck
converter are mainly covered in [1].
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2.1.2 Steady State Operation
Figure 2.2: Buck converter steady state waveforms
The buck converter has two operation modes: on and off. The waveforms
in Fig. 2.2 show the two modes. During the on state, Q1 is on and Q2 is off,
so the input is connected to the inductor which charges the inductor. During
the off state, Q1 is off and Q2 is on, so the input is disconnected from the
inductor which discharges the inductor. By switching between the on and off
states with a fixed frequency, FSW , and duty cycle, D, the average current
through the inductor can be controlled. The output capacitor works to filter
out the high-frequency ripple, ∆IL, of the inductor current. Therefore, the
load current is given by the average current through the inductor current.
The output voltage of a buck converter is given by
VOUT (DC) = D × VIN (2.1)
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Since the output capacitor takes the AC current of the inductor, this gener-
ates voltage ripple across the output capacitor given by
∆VOUT =
∆IL
8× FSW × COUT
(2.2)
2.1.3 Transient Response
The load will draw different amounts of current at different times and these
current changes affect the performance the power converter. When the load
current changes immediately by ISTEP amount, either positive or negative,
the output voltage either undershoots or overshoots as shown in Fig. 2.3.
Figure 2.3: Buck converter load transient response
The current through the inductor cannot instantly change to the new load
current value, so the change in current is provided by the output capacitor.
During a positive load step, the output capacitor is discharging which causes
undershoot, and the duty cycle is set to max, DMAX , to quickly charge the
inductor. During a negative load step, the output capacitor is charging which
causes overshoot, and the duty cycle is set to zero to quickly discharge the













A buck converter incorporates a feedback system in order to regulate the
output voltage to a reference voltage. Compared to an analog controller, a
digital controller has the advantages of being less sensitive to process tech-
nology and more easily programmable [2]. A buck converter with a digital
controller is shown in Fig. 2.4.
Figure 2.4: Buck converter with digital controller
The A/D converter samples the output voltage at the rate of the switching
frequency and compares it to a reference voltage to generate a quantized error
signal with quantization level VQ. The error signal, e[n], is processed by a
digital PID controller to generate duty ratio values, d[n], such that the error
is minimized. The controller has the control law in the form of
d[n] = d[n− 1] + a · e[n] + b · e[n− 1] + c · e[n− 1] (2.5)
where e[n− i] and d[n− i] represent the current and past error and duty ratio
values, and where a, b, and c determine the characteristics of the controller.
The DPWM converts the current duty ratio value, d[n], into a PWM volt-
age signal with the corresponding duty ratio at the set switching frequency.
The generated PWM signal drives the power switches, regulating the output
voltage to VOUT (DC) = VREF .
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2.2.2 Small Signal Analysis
The system is modeled as a continuous-time system. The block diagram of
the system is shown in Fig. 2.5.
Figure 2.5: Block diagram of a buck converter with digital controller




1 + (L/R)s+ (LC)s2
(2.6)
The power stage transfer function describes a two-pole system which is
inherently unstable. Therefore, the controller is designed to make the system
stable. The loop gain of the system with the digital controller is given as:
Tu(s) = KA/D ·KDPWM ·GPID(s) ·Gvd(s) · e−std (2.7)
where KA/D = 1/VQ is the A/D converter gain, KDPWM = 1/nDPWM
is the DPWM gain, GPID(s) is the PID controller transfer function, and
td = 1/FSW is the processing delay of the controller. Since we are mod-
eling the system in continuous-time, GPID(s) is obtained by taking the in-
verse bilinear transformation of the discrete-time controller transfer function
GPID(z). Direct Z-transform of (2.5) leads to
GPID(z) =
a+ b · z−1 + c · z−2
1− z−1
(2.8)
The PID controller coefficients are chosen to guarantee stability, and the
selection method is described in [3].
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CHAPTER 3
CPU POWER SUPPLY REQUIREMENTS
3.1 Voltage and Current
Each CPU has certain requirements on the design of its power supply in order
for the CPU to function properly. This chapter covers certain specifications
related to the power supply output voltage which is based on the Intel power
supply design guide [4]. The power supply for a CPU typically comes in
two forms: a voltage regulator module that plugs into the motherboard via
connection pins or a voltage regulator that is permanently embedded onto
the motherboard. The voltage regulator must support an 8-bit voltage code
(VID) to control the output voltage with a usable range of 0.5 V to 1.6 V.
The voltage regulator must be required to a support a load with the following
limits:
• A maximum continuous load current (ICCTDC) of 130 A.
• A maximum load current (ICCMAX) of 150 A peak.
• A maximum load current step (ICCSTEP ) of 120 A.
• A maximum current slew rate (dICC/dt) of 300 A/µs.
The continuous load current (ICCTDC) is the DC load current value that the
CPU can maintain indefinitely. The maximum load current (ICCMAX) rep-
resents the maximum peak current that the CPU can draw. The maximum
load current step (ICCSTEP ) represents the maximum change in current that
the CPU can demand. The maximum current slew rate (dICC/dt) represents
how fast the load current can change.
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3.2 Output Voltage Tolerance
To ensure CPU safety and performance, the die voltage must always stay
within a tolerance voltage band for a given output voltage code (VID). This
requirement is specified for both steady state and transient voltages at the
CPU die voltage. Operating at a die voltage below or above the specified
tolerance band may cause damage to the CPU and results in reduced CPU
performance and reliability issues. Fig. 3.1 shows the normalized load line
regulation for voltage regulator with a resistance of 0.8 mΩ from the path of
the voltage regulator to the CPU die voltage. For the given load currents,
the die voltage must stay within the specified lines of Vcc max and Vcc min.
Figure 3.1: Load line tolerance band example
In order to validate the voltage regulator performance based on the output
voltage tolerance, the following maximum load step size vs. load step rep
rate is used for bench validation as shown in Fig. 3.2. The validation test
tries to model the worst case behavior of the CPU for different load current
step sizes and rep rate. This testing method allows for the voltage regulator
to be designed standalone from the CPU.
8
Figure 3.2: Load step size vs. load step rep rate
3.3 Impedance Model
Figure 3.3: Power delivery impedance model path example
The validation test is performed by a test current load that models the
output current as a PWM waveform with the current step given as the load
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step size and the frequency given as the rep rate with a 50% duty cycle and
current transition rates set as the maximum dICC/dt. The 100% load step
size corresponds to the max value of ICCSTEP . The voltage regulator must
be stable for up to a rep rate of 2 MHz.
The impedance model represents the output capacitors of the voltage reg-
ulator that are located on the motherboard near the CPU socket, the cavity
capacitors that are on the CPU socket, and the trace inductance and resis-
tance from the voltage regulator output to the CPU die voltage. Fig. 3.3
shows an example of the Intel Xeon 5500 Platform CRB motherboard model.
The type and value of the output capacitors depend on the voltage regulator
design and load currents. The load line regulation test shown in Fig. 3.1





In order to prevent overshoot/undershoot at the output of the voltage regula-
tor, the output capacitors must not be charged/discharged. This is normally
not the case in a standard buck converter during a load transient because
the output capacitor charges/discharges to provide the instantaneous current
change due to the load. Therefore, we introduce an auxiliary circuit that is
controlled by the CPU to provide the instantaneous current change as shown
in Fig. 4.1. Multiple auxiliary circuit schemes have been classified in [5]
where this thesis covers a particular example of the load-informed scheme.
Figure 4.1: Buck converter with auxiliary circuit
During a load transient, ICC changes from I1 to I2 by a change of ISTEP at
time tn as shown in Fig. 4.2. The CPU informs the auxiliary circuit of the
predicted ISTEP magnitude and the predicted time tn of the load transient.
We are modeling prediction with no errors in the predicted current step
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magnitude and time. The auxiliary circuit provides a current IA(t) such that
IC(t) = 0 during the time tn to tn + ∆t in order for VCC to remain constant
as shown in Fig. 4.1. The auxiliary circuit current follows the following
relationship:
IA(t) =
ISTEP −m · (t− tn) for t ∈ [tn, tn + ∆t]0 else (4.1)









Figure 4.2: Operation during load transient
With the provided auxiliary current, we show that IC(t) = 0. KCL at the
VCC node is given as
IL(t)− IC(t) + IA(t) = ICC(t) (4.3)
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IA(t) is given in (4.1) such that IL(t) + IA(t) = ICC(t) as shown in Fig. 4.2,
and thus IC(t) = 0.
The generation of the auxiliary circuit current depends on multiple vari-
ables; thus, this load-informed scheme relies on the accuracy of that informa-
tion. In terms of the slope of the current, it depends on VIN , VCC , and L. VIN
and VCC are accurately set in the power stage design. However, the inductor
value experiences process variations; therefore, the inductor value must be
continuously or frequently sensed in order to generate an accurate slope. In
terms of the current magnitude and timing, it depends on the accuracy of
the prediction scheme used by the CPU. Miscalculations of ISTEP or tn re-
sult in a nonzero IC(t) during transition time causing overshoot/undershoot.







This chapter demonstrates a digitally controlled buck converter using an
auxiliary circuit. Table 5.1 shows the chosen power stage and controller
parameters that are used for all the presented simulation results.








Load 10 A — 40 A
Slew rate ≤ 300 A/µs
ADC resolution 9 bit
DPWM resolution 9 bit
Controller Digital
Control mode Voltage mode
The parameters are chosen to represent a buck converter used as an off-
chip voltage regulator. Typically, voltage regulators for CPU applications are
multi-phase buck converters; however we are only modeling a single phase
buck converter in order to demonstrate the effects of the auxiliary circuit.
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5.1.2 Modules
The test-bench for the model is shown in Fig. 5.1 where the modules are
implemented in Verilog-AMS, and the test-bench is simulated using Spectre.
The modules are as follows:
1. BUCK: represents the inductor, output capacitor, and switches of a
buck converter
2. AUX: implements the auxiliary circuit
3. LOAD: models the CPU current and load transients by using an ef-
fective resistance. The resistance is computed using the nominal VCC
value of 1 V.
4. ADC: outputs an error code based on the difference of VREF and VCC
5. PID: generates an N -bit duty cycle code based on the error code history
and PID algorithm
6. DPWM: converts an N -bit duty cycle code into a PWM waveform with
the corresponding duty cycle
7. CLK: sets the switching frequency of the converter and clock frequency
of the digital circuits
The Verilog-AMS code for each module can be found in the appendix.
Figure 5.1: Schematic test-bench of Verilog-AMS modules
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5.2 Operation
The following simulation results are for a load transient from 10 A to 40 A
at t = 2 ms with a slew rate of 300 A/µs. The output voltage, load current,
inductor current, and auxiliary circuit are shown in Fig. 5.2.
Figure 5.2: Buck converter with auxiliary circuit transient waveforms
The auxiliary circuit is provided with the the exact load transient current
magnitude of 30 A and the exact load transient time of 2 ms. Therefore, the
generated auxiliary circuit current guarantees there is no voltage droop. As
expected, the output voltage remains constant during the load transient due
to the auxiliary circuit current.
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The auxiliary circuit is implemented as an ideal current source that is
controlled by an enable signal. The enable signal is positive edge triggered
and corresponds to the time at which the load transient happens. When
the enable signal is triggered then the auxiliary provides the specific current
in order to keep the output voltage stable. During the time the auxiliary
circuit is providing current, the feedback controller is bypassed and the max
duty cycle is set in order to ramp up the inductor current as shown in Fig.
5.2. After the auxiliary circuit is done, the control is returned back to the
feedback controller.
For the same load transient, the output voltage is plotted in Fig. 5.3 for a
buck converter with and without the auxiliary circuit.
Figure 5.3: Output voltage transient waveforms
The output voltage for the buck converter without the auxiliary circuit
follows the typical voltage transient waveform. The voltage undershoot is
approximately 70 mV which is a 30% error. To achieve less than 5% voltage
error, the output capacitance must be increased by a factor of approximately
6, which would increase the cost of the capacitor by a factor of 6. By having
the auxiliary circuit instead of the output capacitor provide the current to
the load, the output capacitance does not need to be unnecessarily large to
meet output voltage tolerance specifications.
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5.3 Error Analysis
5.3.1 Load Transient Current Magnitude Error
The following simulation results are for a load transient from 10 A to 40 A
at t = 2 ms with a slew rate of 300 A/µs. We examine the voltage error due
to inaccuracy in the predicted load transient current magnitude. The output
voltage is plotted in Fig. 5.4 for predicted ISTEP magnitude values of 0 A to
45 A.
Figure 5.4: Output voltage for various predicted ISTEP magnitudes
An ideal predictor would give the predicted magnitude to be 30 A. How-
ever, we do not require predicted values to be ideal since if the prediction
values are accurate within a percentage of the ideal value, then the voltage
error would bounded.
For some error in the predicted ISTEP magnitude, the auxiliary circuit
current and inductor current do not add up exactly to the load current.
Therefore, capacitor current sees the ISTEP error, the difference between
IA(t) ICC(t). However, this technique does not require the prediction to be
ideal as long as the prediction error range is within the output voltage error
margin. Fig. 5.5 shows the auxiliary circuit current for the various predicted
ISTEP magnitude values.
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Figure 5.5: Auxiliary circuit current for various predicted ISTEP magnitudes
Figure 5.6: Voltage error vs. predicted ISTEP magnitude
For the given load transient, the overshoot and undershoot error percent-
ages are plotted against the predicted ISTEP magnitude in Fig. 5.6. As
expected, the minimum voltage error is when the predicted ISTEP magni-
tude corresponds to the actual ISTEP magnitude of 30 A. We see that the
voltage error is bounded based on the accuracy of the prediction. For exam-
ple, for predicted ISTEP magnitude values of 27 A — 36 A, the voltage error
is ≤ 4%
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5.3.2 Load Transient Time Error
The following simulation results are for a load transient from 10 A to 40 A
at t = 2 ms with a slew rate of 300 A/µs. We examine the voltage error
due to the inaccuracy in the predicted load transient time. The time error is
defined as the error centered around the correct load transient time of 2 ms.
In this case, the predicted ISTEP magnitude is set to the actual magnitude
of 30 A. The output voltage is plotted in Fig. 5.7 for time errors from -4 µs
to 4 µs.
Figure 5.7: Output voltage for various predicted load transient times
A negative time error happens if the auxiliary circuit is enabled before
the load transient occurs. In this case the output capacitor must provide
the current change due to the auxiliary circuit since the load current has
not changed yet. A positive time error happens if the auxiliary circuit is
enabled after the load transient occurs. In this case the output capacitor
must provide the current change due to the load current before the auxiliary
circuit is enabled. In both cases, the capacitor sees a current spike with the
width given as the time error. Fig. 5.8 shows the auxiliary circuit current
for various predicted load transient times.
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Figure 5.8: Auxiliary circuit current for various predicted load transient
times
From the plots of Fig. 5.9, we see that the minimum voltage error is when
the time error is 0. Compared to Fig. 5.6, it seems the voltage error is more
sensitive from timing errors. Intuitively, this makes sense since for any time
error, the output capacitor sees a large sudden change in current that it must
provide for a duration given as the time error.




In this thesis, we explored the functionality and limitations of the load-
informed scheme with an auxiliary circuit for buck converters. We saw that
the voltage transient can be significantly improved using this technique; how-
ever, there are problems that must be considered to make this technique
practical.
The main limitations of the load-informed scheme come from the accuracy
of the predicted current and time values. More development needs to be done
on the power prediction algorithms used by CPUs in order to guarantee a
high accuracy.
Furthermore, this thesis mainly focused on off-chip voltage regulators.
However, with newer designs emerging for both on-chip and off-chip volt-
age regulators, the load slew rates are getting increasingly large such that
the auxiliary circuit may not be sufficient to mitigate the voltage transients.
Therefore, there is the need to validate the auxiliary circuit model with newer
designs and reconsider any principle ideas to meet the newer specifications.
Lastly, in order to verify the design of the load-informed scheme, there
is the need to simulate both the voltage regulator and CPU to guarantee
proper functionality and results. Typically, the verification of the voltage
regulator is done standalone without taking into account the CPU informa-
tion. However, with the load informed scheme, the CPU communicates with
the voltage regulator, and that communication channel must be properly
verified. Therefore, a simulation tool must be built that models both the
voltage regulator and CPU.
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Figure A.5: Resistor load
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Figure A.6: Auxiliary circuit
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Figure A.7: CLK
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